Automatic high level synthesis of partitioned busses
- 4 December 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableKeywords
This publication has 14 references indexed in Scilit:
- Automatic synthesis of a multi-bus architecture for DSPPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Splicer: a heuristic approach to connectivity bindingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Force-directed scheduling for the behavioral synthesis of ASICsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1989
- Synthesizing circuits from behavioural descriptionsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1989
- CATHEDRAL-II—a computer-aided synthesis system for digital signal processing VLSI systemsComputer-Aided Engineering Journal, 1988
- Automated datapath synthesis: a compilation approachMicroprocessing and Microprogramming, 1987
- MAHA: A Program for Datapath SynthesisPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1986
- SEHWA: A Program for Synthesis of PipelinesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1986
- Computer-Aided Partitioning of Behavioral Hardware DescriptionsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1983
- Hierarchical clustering schemesPsychometrika, 1967