A bipolar 230 ps masterslice cell array with 2600 gates
- 1 June 1984
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 19 (3) , 299-305
- https://doi.org/10.1109/jssc.1984.1052141
Abstract
A new family of high-speed bipolar masterslice cell arrays has been developed. The chips offer ECL 10K or 100K compatibility, equivalent basic gate delays of 230 ps, and integration levels up to 7600 transistors adequate for 2600 gate functions. Extensive use of three-level series-gated current-mode logic circuitry results in a minimum speed-power product of 0.37 pJ and a maximum packing density of 130 gate functions/mm/SUP 2/. The cell library contains 81 cell types, including multicell macro building blocks. A CAD system featuring both automatic cell placement and intercell routing supports the customization of the masterslices. Processing technology is characterized by 2 /spl mu/m structures, 1:1 projection lithography, ion-implanted base and emitter, oxide isolation, and three metal layers with polyimide insulation.Keywords
This publication has 4 references indexed in Scilit:
- Statistics of Wire Lengths on Circuit BoardsIEEE Transactions on Components, Hybrids, and Manufacturing Technology, 1980
- A masterslice LSI for subnanosecond random logicIEEE Journal of Solid-State Circuits, 1979
- A subnanosecond masterslice array offering logic plus memoryPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1979
- Bipolar high-speed low-power gates with double implanted transistorsIEEE Journal of Solid-State Circuits, 1975