Impact of gate workfunction on device performance at the 50 nm technology node