Hardware DWT accelerator for MultiProcessor System-on-Chip on FPGA
- 1 July 2006
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
High performance multimedia applications are typical targets of today embedded systems. These applications, complex both in terms of execution flow and amount of elaborated data, can be well addressed by multiprocessor systems on-chip (MPSoCs). MPSoCs are composed of simple processors and memories tightly interconnected with fast communication channels and customized IP cores for the most demanding functions can be implemented and attached to these systems to enhance performance even more. Reconfigurable devices like FPGA, can act as a target, even programmed at runtime, for the custom IP cores, or as a prototyping platform for the whole system. Image compression like JPEG2000, can benefit very much from this approach and this type of architectures. This paper shows how the most demanding task of the JPEG2000 compression algorithm, the two-dimensional discrete wavelet transform, can be hardware accelerated and implemented in a multiprocessor system-on-chip prototyping platform on field programmable gate array (FPGA), CerberO. Architectures with different number of processors and hardware accelerators, shared among the processors or dedicated, have been implemented. To validate the approach, we show some experimental results on the platform with the hardware and the software implementation of the transformationKeywords
This publication has 9 references indexed in Scilit:
- Power/Performance Hardware Optimization for Synchronization Intensive Applications in MPSoCsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2006
- A Single Program Multiple Data Parallel Processing Platform for FPGAsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2004
- FPGA implementation of 4 samples DWT based on the model of pyramidal structural data codingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2004
- An efficient hardware implementation of DWT and IDWTPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2004
- A real time, low latency, hardware implementation of the 2D discrete wavelet transformation for streaming image applicationsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2004
- Parallel JPEG algorithms for still image compressionPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Viper: A multiprocessor SOC for advanced set-top box and digital TV systemsIEEE Design & Test of Computers, 2001
- A single-chip, 1.6-billion, 16-b MAC/s multiprocessor DSPIEEE Journal of Solid-State Circuits, 2000
- Limits of instruction-level parallelismPublished by Association for Computing Machinery (ACM) ,1991