Pipelined fault simulation on parallel machines using the circuit flow graph
- 30 December 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableKeywords
This publication has 7 references indexed in Scilit:
- Combinational profiles of sequential benchmark circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Fault partitioning issues in an integrated parallel test generation/fault simulation environmentPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Fault simulation in a distributed environmentPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- CMP3F: a high speed fault simulator for the Connection MachinePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Some simplified NP-complete graph problemsPublished by Elsevier ,2002
- Pipelined concurrent simulation on distributed-memory parallel computersPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1991
- Optimal granularity of test generation in a distributed systemIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1990