CMP3F: a high speed fault simulator for the Connection Machine
- 4 December 2002
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 410-416
- https://doi.org/10.1109/test.1990.114049
Abstract
The authors present a high-speed fault simulator, called CMP3F, that performs parallel-pattern, parallel-fault simulation, implemented on the Connection Machine (CM). Unlike conventional parallel pattern or parallel fault simulators, CMP3F can dynamically choose the fault set size as well as the number of vectors being simulated in parallel. Hence, the fault simulation process is split into several phases. The first phase primarily uses fault-list partitioning because, initially, the fault-list size dominates the fault simulation time. If fault dropping is allowed, CMP3F goes through a number of subsequent phases as the fault list becomes smaller, simulating an increasing number of distinct sets of vectors in parallel. Thus, CMP3F avoids useless computations when a small number of faults are present and maintains nearly linear speedup with an increasing number of processors. Experimental data obtained using ISCAS85 benchmark circuits suggest that CMP3F implemented on a fully configured 64 K-node CM, will perform fault simulation one to two orders of magnitude faster than most existing fault simulatorsKeywords
This publication has 9 references indexed in Scilit:
- An enhanced high performance combinational fault simulator using two-way parallelismPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- A directed search method for test generation using a concurrent simulatorIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1989
- Architecture and applications of the Connection MachineComputer, 1988
- Accelerated Fault Simulation and Fault Grading in Combinational CircuitsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1987
- HSS--A High-Speed SimulatorIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1987
- Data parallel algorithmsCommunications of the ACM, 1986
- Diagnosis & Reliable Design of Digital SystemsPublished by Springer Nature ,1976
- Concurrent simulation of nearly identical digital networksComputer, 1974
- A Deductive Method for Simulating Faults in Logic CircuitsIEEE Transactions on Computers, 1972