An 8.8-ns 54×54-bit multiplier with high speed redundant binary architecture

This publication has 13 references indexed in Scilit:

• A 54*54-b regularly structured tree multiplier
  IEEE Journal of Solid-State Circuits, 1992
• A fast VLSI adder architecture
  IEEE Journal of Solid-State Circuits, 1992
• An efficient redundant-binary number to binary number converter
  IEEE Journal of Solid-State Circuits, 1992
• A 10 ns 54*54 b parallel structured full array multiplier with 0.5 mu m CMOS technology
  IEEE Journal of Solid-State Circuits, 1991
• Conversion from signed-digit to radix complement representation
  International Journal of Electronics, 1990
• A 33 Mflops Floating Point Processor Using Redundant Binary Representation
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1988
• Design of high speed MOS multiplier and divider using redundant binary representation
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1987
• A high-speed multiplier using a redundant binary adder tree
  IEEE Journal of Solid-State Circuits, 1987
• Logical design of a redundant binary adder
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1978
• A SIGNED BINARY MULTIPLICATION TECHNIQUE
  The Quarterly Journal of Mechanics and Applied Mathematics, 1951