Novel method for silicon quantum wire transistor fabrication
- 1 November 1999
- journal article
- Published by American Vacuum Society in Journal of Vacuum Science & Technology B: Microelectronics and Nanometer Structures
- Vol. 17 (6) , 3244-3247
- https://doi.org/10.1116/1.590989
Abstract
Local stress-limited oxidation was used to fabricate silicon quantum wire transistors with a channel diameter of 5 nm. The oxidation of source and drain regions was prevented with a silicon nitride diffusion barrier. A novel wraparound gate was used to improve the gate control of the potential in the channel. The electrical properties of these devices were investigated at room temperature. Ideal subthreshold behavior, with the subthreshold swing equal to 60.3 mV/dec, was observed.Keywords
This publication has 6 references indexed in Scilit:
- Fabrication of planar silicon nanowires on silicon-on-insulator using stress limited oxidationJournal of Vacuum Science & Technology B: Microelectronics and Nanometer Structures, 1997
- Control in sub-100 nm lithography in SAL-601Journal of Vacuum Science & Technology B: Microelectronics and Nanometer Structures, 1997
- Design and implementation of a real-time hierarchical parallel postprocessor for 100 keV electron beam lithographyJournal of Vacuum Science & Technology B: Microelectronics and Nanometer Structures, 1997
- Self-limiting oxidation for fabricating sub-5 nm silicon nanowiresApplied Physics Letters, 1994
- Self-limiting oxidation of Si nanowiresJournal of Vacuum Science & Technology B: Microelectronics and Nanometer Structures, 1993
- Thermal Oxidation of Silicon in Dry Oxygen: Accurate Determination of the Kinetic Rate ConstantsJournal of the Electrochemical Society, 1985