Minimum Parallel Binary Adders with NOR (NAND) Gates
- 1 September 1979
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computers
- Vol. C-28 (9) , 648-659
- https://doi.org/10.1109/TC.1979.1675433
Abstract
Parallel binary adders of n bits long in single-rail input logic which have a minimum number of NOR gates are derived in this paper. The minimality of the number of NOR gates is proved for an arbitrary value of n. Also, it is proved that the adders must be a cascade of basic modules and that there exist many different types of basic modules. These adders have fewer gates and shorter net gate delays (or fewer connections) than the widely used carry-ripple adders which are a cascade of one-bit full adders. Design procedures of such adders are described, based on the integer-programming logic design method. There are many solutions but adders with few connections and those with few net gate delays (all these adders have the minimum number of gates) are shown as important examples. Altbough these adders are designed with NOR gates, the results in this paper are applicable to adders with NAND gates by duality conversion.Keywords
This publication has 9 references indexed in Scilit:
- Minimization of Logic Networks Under a Generalized Cost FunctionIEEE Transactions on Computers, 1976
- Redundancy check technique for designing optimal networks by branch-and-bound methodInternational Journal of Parallel Programming, 1974
- Optimal One-Bit Full Adders With Different Types of GatesIEEE Transactions on Computers, 1974
- Design of Optimal Switching Networks by Integer ProgrammingIEEE Transactions on Computers, 1972
- Logical Design of Optimal Digital Networks by Integer ProgrammingPublished by Springer Nature ,1970
- An Algorithm for NAND Decomposition Under Network ConstraintsIEEE Transactions on Computers, 1969
- A Parallel Accumulator for a General-Purpose ComputerIEEE Transactions on Electronic Computers, 1967
- NOR-Gate Binary Adder with Carry Completion DetectionIEEE Transactions on Electronic Computers, 1967
- High-Speed Arithmetic in Binary ComputersProceedings of the IRE, 1961