Proving finite state machines correct with an automaton-based method
- 1 January 1991
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 255-258
- https://doi.org/10.1109/glsv.1991.143975
Abstract
No abstract availableKeywords
This publication has 7 references indexed in Scilit:
- Combinational profiles of sequential benchmark circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- The FSM network model for behavioral synthesis of control-dominated machinesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Formal verification of hardware correctness: introduction and survey of current researchComputer, 1988
- On the verification of sequential machines at differing levels of abstractionIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1988
- Test generation for sequential circuitsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1988
- Macro Testing: Unifying IC And Board TestIEEE Design & Test of Computers, 1986
- Derivation of optimum test sequencies for sequential machinesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1964