On the design and test of asynchronous macros embedded in synchronous systems

Publisher Website

13 January 2003

conference paper
Published by Institute of Electrical and Electronics Engineers (IEEE)

https://doi.org/10.1109/test.1989.82373

Abstract

No abstract available

Keywords

This publication has 7 references indexed in Scilit:

Using hierarchy in macro cell test assembly
Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
Hierarchical test generation using precomputed tests for modules
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1990
Macro Testing: Unifying IC And Board Test
IEEE Design & Test of Computers, 1986
On the models for designing VLSI asynchronous digital systems
Integration, 1986
A methodology for the fast and testable implementation of state diagram specifications [logic design]
IEEE Journal of Solid-State Circuits, 1985
Design for Testability—A Survey
IEEE Transactions on Computers, 1982
Analysis of petri nets by stepwise refinements
Journal of Computer and System Sciences, 1979