Delay variability: sources, impacts and trends

This publication has 5 references indexed in Scilit:

• A statistical critical dimension control at CMOS cell level
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Within-chip variability analysis
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Modeling the effects of manufacturing variation on high-speed microprocessor interconnect performance
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Buffer insertion with accurate gate and interconnect delay computation
  Published by Association for Computing Machinery (ACM) ,1999
• The impact of intra-die device parameter variations on path delays and on the design for yield of low voltage digital circuits
  IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 1997