The impact of intra-die device parameter variations on path delays and on the design for yield of low voltage digital circuits
- 1 December 1997
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Very Large Scale Integration (VLSI) Systems
- Vol. 5 (4) , 360-368
- https://doi.org/10.1109/92.645062
Abstract
The yield of low voltage digital circuits is found to he sensitive to local gate delay variations due to uncorrelated intra-die parameter deviations. Caused by statistical deviations of the doping concentration they lead to more pronounced delay variations for minimum transistor sizes. Their influence on path delays in digital circuits is verified using a carry select adder test circuit fabricated in 0.5 and 0.35 /spl mu/m complementary metal-oxide-semiconductor (CMOS) technologies with two different threshold voltages. The increase of the path delay variations for smaller device dimensions and reduced supply voltages as well as the dependence on the path length is shown. It is found that circuits with a large number of critical paths and with a low logic depth are most sensitive to uncorrelated gate delay variations. Scenarios for future technologies show the increased impact of uncorrelated delay variations on digital design. A reduction of the maximal clock frequency of 10% is found for, for example, highly pipelined systems realized in a 0.18-/spl mu/m CMOS technology.Keywords
This publication has 9 references indexed in Scilit:
- Manufacturability of low power CMOS technology solutionsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Effects of random MOSFET parameter fluctuations on total power consumptionPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A 0.9 V, 4 K SRAM for embedded applicationsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Implications of fundamental threshold voltage variations for high-density SRAM and logic circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Intra-die device parameter variations and their impact on digital CMOS gates at low supply voltagesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- CMOS scaling for high performance and low power-the next ten yearsProceedings of the IEEE, 1995
- Limitation of CMOS supply-voltage scaling by MOSFET threshold-voltage variationIEEE Journal of Solid-State Circuits, 1995
- Experimental study of threshold voltage fluctuation due to statistical variation of channel dopant number in MOSFET'sIEEE Transactions on Electron Devices, 1994
- Alpha-power law MOSFET model and its applications to CMOS inverter delay and other formulasIEEE Journal of Solid-State Circuits, 1990