The effects of boron penetration on p/sup +/ polysilicon gated PMOS devices

This publication has 9 references indexed in Scilit:

• A high-performance sub-half micron CMOS technology for fast SRAMs
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• A physical model for boron penetration through thin gate oxides from p/sup +/ polysilicon gates
  IEEE Electron Device Letters, 1990
• The effect of fluorine in silicon dioxide gate dielectrics
  IEEE Transactions on Electron Devices, 1989
• Hot-electron hardened Si-gate MOSFET utilizing F implantation
  IEEE Electron Device Letters, 1989
• Subquarter-micrometer gate-length p-channel and n-channel MOSFETs with extremely shallow source-drain junctions
  IEEE Transactions on Electron Devices, 1989
• Ambient and dopant effects on boron diffusion in oxides
  Applied Physics Letters, 1986
• Design tradeoffs between surface and buried-channel FET's
  IEEE Transactions on Electron Devices, 1985
• Experimental derivation of the source and drain resistance of MOS transistors
  IEEE Transactions on Electron Devices, 1980
• Redistribution of Acceptor and Donor Impurities during Thermal Oxidation of Silicon
  Journal of Applied Physics, 1964