A 333 ps/800 MHz 7 K-gate bipolar macrocell array employing 4 level metallization
- 1 August 1984
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 19 (4) , 474-479
- https://doi.org/10.1109/JSSC.1984.1052169
Abstract
An ECL100K-compatible, bipolar, subnanosecond macrocell array has been developed. A new macrocell structure is proposed, using a 2-/spl mu/m design rule and four-level metallization SST-2 process. A basic macrocell consisting of 10 transistors and 12 resistors is formed by the stretched Pt-Si patterns for the electrodes of base and resistor. The basic circuit structure is a two-level series-gated ECL circuit with emitter-follower output. The high performance of the 333 ps/cell and an 800-MHz toggle frequency of a master-slave flip-flop were achieved using a 0.2-mA switching current. The gate count of the chip is equivalent to 6.8 to 8.3K gates.Keywords
This publication has 6 references indexed in Scilit:
- 10 ns 8x8 multiplier LSI using super self-aligned process technologyIEEE Journal of Solid-State Circuits, 1983
- A 10,000 gate bipolar VLSI masterslice utilizing four levels of metalPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1983
- A study on bipolar VLSI gate-arrays assuming four layers of metalIEEE Journal of Solid-State Circuits, 1982
- A 3-ns 1-kbit RAM using super self-aligned process technologyIEEE Journal of Solid-State Circuits, 1981
- Fully-compensated emitter-coupled logicPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1973
- New developments in IC voltage regulatorsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1970