Reliability of CSP Interconnections Under Mechanical Shock Loading Conditions
- 30 November 2006
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Components and Packaging Technologies
- Vol. 29 (4) , 787-795
- https://doi.org/10.1109/tcapt.2006.885948
Abstract
Failure modes and mechanisms under mechanical shock loading were studied by employing the statistical and fractographic research methods, and the finite element (FE) analysis. The SnAgCu-bumped components were reflow-soldered with the SnAgCu solder paste on Ni(P)|Au-coated and organic solderability preservative-coated multilayer printed wiring boards with and without micro-via structure in the soldering pads. The component boards were designed, fabricated, assembled, and drop tested according to the JESD22-B111 standard for portable electronic products. The test data were analyzed by utilizing the Weibull statistics, and the characteristic lifetimes (eta) and shape parameters (beta) were calculated. Statistically significant differences in the reliability were found between the different coating materials and pad structures. The results on the failed assemblies showed good correlation between the failure modes and the FE calculations. Under high deformation rates the solder material undergoes strong strain-rate hardening, which increases the stresses in the interconnections as compared to those in the thermal cycling tests. Therefore, the failure mechanisms under high deformation rates differed essentially from those observed in thermal cycling testsKeywords
This publication has 24 references indexed in Scilit:
- New insights into board level drop impactMicroelectronics Reliability, 2005
- Deformation characteristics and microstructural evolution of SnAgCu solder jointsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Failure mechanisms of lead-free chip scale package interconnections under fast mechanical loadingJournal of Electronic Materials, 2005
- Analytical and numerical analysis of impact pulse parameters on consistency of drop impact resultsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Transient analysis of board-level drop response of lead-free chip-scale packages with experimental verificationsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- The examination of the drop impact test methodPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2004
- Modeling and simulation of printed circuit board drop testPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2004
- Drop impact test - mechanics & physics of failurePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Effect of the drop impact on BGA/CSP package reliabilityMicroelectronics Reliability, 2002
- An overview of surface finishes and their role in printed circuit board solderability and solder joint performanceCircuit World, 1999