Motorola's PowerPC 603 and PowerPC 604 RISC microprocessor: the C4/ceramic-ball-grid array interconnect technology
- 19 November 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableKeywords
This publication has 6 references indexed in Scilit:
- CBGA package design for C4 PowerPC microprocessor chips: trade-off between substrate routability and performancePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Thermal modeling and experimental characterization of the C4/surface-mount-array interconnect technologiesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A hi-density C4/CBGA interconnect technology for a CMOS microprocessorPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Controlled collapse chip connection (C4)-an enabling technologyPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Early package analysis: considerations and case studyComputer, 1993
- Reliability of Controlled Collapse InterconnectionsIBM Journal of Research and Development, 1969