A new framework for automatic generation, insertion and verification of memory built-in self test units

This publication has 4 references indexed in Scilit:

• A synthesizable ram bist circuit for applying an O(n log/sub 2/ n) test that detects scrambled static pattern-sensitive faults
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2005
• Formal Verification Of Content Addressable Memories Using Symbolic Trajectory Evaluation
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2005
• On programmable memory built-in self test architectures
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• A BIST scheme using microprogram ROM for large capacity memories
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002