A synthesizable ram bist circuit for applying an O(n log/sub 2/ n) test that detects scrambled static pattern-sensitive faults
- 24 August 2005
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- Vol. 1, 57-63
- https://doi.org/10.1109/mtdt.1996.782493
Abstract
In this paper we describe improvements and extensions to the BIST RAM scheme described earlier by Cockburn and Sat. The first improvement is the use of maximum transition counters, instead of binary counters or linear feedback shift registers, to generate the addresses that are used in the self-test. This change increases the ability of the tests to detect delay faults in the peripheral circuitry. The second improvement is the extension of the original scheme to use a new O(n log/sub 2/ n) test for detecting scrambled static pattern sensitive faults. The O(n log/sub 2/ n) test is similar to a test described by Franklin and Saluja; however, the new test is approximately 20% shorter. In addition, the new test is transparent; that is, the contents of a fault-free memory are restored by the time the self-test has terminated. The RAM BIST circuit for the new scheme was specified and verified using VHSIC Hardware Description Language (VHDL). Instances of the BIST circuit can be synthesized automatically for any arbitrary RAM size using commercial logic synthesis tools. As with the scheme described by Cockburn and Sat, the hardware area overhead of the new scheme is below 1% for 4 Mb RAMs and this figure drops rapidly for larger RAM sizes.Keywords
This publication has 11 references indexed in Scilit:
- TRANSPARENT BIST FOR RAMSPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- AN ALGORITHM TO TEST RAMS FOR PHYSICAL NEIGHBORHOOD PATTERN SENSITIVE FAULTSPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- A transparent built-in self-test scheme for detecting single V-coupling faults in RAMsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- An algorithm to test reconfigured RAMsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Synthesized transparent BIST for detecting scrambled pattern-sensitive faults in RAMsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Deterministic tests for detecting singleV-coupling faults in RAMsJournal of Electronic Testing, 1994
- Aliasing-free signature analysis for RAM BISTPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1994
- Test Pattern Generation for API Faults in RAMIEEE Transactions on Computers, 1985
- Two applications (for search theory and truth functions) of Sperner type theoremsPeriodica Mathematica Hungarica, 1973
- Families of k-independent setsDiscrete Mathematics, 1973