A transparent built-in self-test scheme for detecting single V-coupling faults in RAMs
- 17 December 2002
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 119-124
- https://doi.org/10.1109/mtdt.1994.397187
Abstract
No abstract availableKeywords
This publication has 8 references indexed in Scilit:
- TRANSPARENT BIST FOR RAMSPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- A realistic self-test machine for static random access memoriesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- A 20 MHz test vector generator for producing tests that detect single 4- and 5-coupling faults in RAMsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Deterministic tests for detecting singleV-coupling faults in RAMsJournal of Electronic Testing, 1994
- Iterative Exhaustive Pattern Generation for Logic TestingIBM Journal of Research and Development, 1984
- On sets of Boolean n-vectors with all k-projections surjectiveActa Informatica, 1983
- Test Procedures for a Class of Pattern-Sensitive Faults in Semiconductor Random-Access MemoriesIEEE Transactions on Computers, 1980
- Efficient Algorithms for Testing Semiconductor Random-Access MemoriesIEEE Transactions on Computers, 1978