Synthesized transparent BIST for detecting scrambled pattern-sensitive faults in RAMs
- 19 November 2002
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableKeywords
This publication has 15 references indexed in Scilit:
- A realistic self-test machine for static random access memoriesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- A 20 MHz test vector generator for producing tests that detect single 4- and 5-coupling faults in RAMsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A transparent built-in self-test scheme for detecting single V-coupling faults in RAMsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- An algorithm to test reconfigured RAMsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Deterministic tests for detecting scrambled pattern-sensitive faults in RAMsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Tutorial on semiconductor memory testingJournal of Electronic Testing, 1994
- Aliasing-free signature analysis for RAM BISTPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1994
- Test Pattern Generation for API Faults in RAMIEEE Transactions on Computers, 1985
- Iterative Exhaustive Pattern Generation for Logic TestingIBM Journal of Research and Development, 1984
- Test Procedures for a Class of Pattern-Sensitive Faults in Semiconductor Random-Access MemoriesIEEE Transactions on Computers, 1980