RRANN: the run-time reconfiguration artificial neural network
- 17 December 2002
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- Vol. 1, 77-80
- https://doi.org/10.1109/cicc.1994.379763
Abstract
No abstract availableThis publication has 4 references indexed in Scilit:
- Density enhancement of a neural network using FPGAs and run-time reconfigurationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A VLSI architecture for high-performance, low-cost, on-chip learningPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1990
- Neural network simulation on a massively parallel cellular array processor: AAP-2Published by Institute of Electrical and Electronics Engineers (IEEE) ,1989
- Parallel Distributed ProcessingPublished by MIT Press ,1986