High-rate Viterbi processor: a systolic array solution

This publication has 25 references indexed in Scilit:

• A modular architecture for dynamic programming and maximum likelihood sequence estimation
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2005
• Signal processing for high-density digital magnetic recording
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• A block processing method for designing high-speed Viterbi detectors
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• Algorithm transformations for unlimited parallelism
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• A 100 Mbit/s Viterbi decoder chip: novel architecture and its realization
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1990
• Parallel Viterbi algorithm implementation: breaking the ACS-bottleneck
  IEEE Transactions on Communications, 1989
• Pipeline interleaving and parallelism in recursive digital filters. I. Pipelining using scattered look-ahead and decomposition
  IEEE Transactions on Acoustics, Speech, and Signal Processing, 1989
• Locally connected VLSI architectures for the Viterbi algorithm
  IEEE Journal on Selected Areas in Communications, 1988
• Regular iterative algorithms and their implementation on processor arrays
  Proceedings of the IEEE, 1988
• Viterbi Detection of Class IV Partial Response on a Magnetic Recording Channel
  IEEE Transactions on Communications, 1986