Provably good algorithms for performance-driven global routing

This publication has 16 references indexed in Scilit:

• Clock routing for high-performance ICs
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Timing driven placement using complete path delays
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Performance-driven constructive placement
  Published by Association for Computing Machinery (ACM) ,1990
• Performance-driven placement of cell based IC's
  Published by Association for Computing Machinery (ACM) ,1989
• Bounded diameter minimum spanning trees and related problems
  Published by Association for Computing Machinery (ACM) ,1989
• Chip Layout Optimization Using Critical Path Weighting
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1984
• Signal Delay in RC Tree Networks
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1983
• A fast algorithm for Steiner trees
  Acta Informatica, 1981
• On Steiner Minimal Trees with Rectilinear Distance
  SIAM Journal on Applied Mathematics, 1976
• The Transient Response of Damped Linear Networks with Particular Regard to Wideband Amplifiers
  Journal of Applied Physics, 1948