Nanophotonic integration in state-of-the-art CMOS foundries
Top Cited Papers
- 24 January 2011
- journal article
- Published by Optica Publishing Group in Optics Express
- Vol. 19 (3) , 2335-2346
- https://doi.org/10.1364/oe.19.002335
Abstract
We demonstrate a monolithic photonic integration platform that leverages the existing state-of-the-art CMOS foundry infrastructure. In our approach, proven XeF2 post-processing technology and compliance with electronic foundry process flows eliminate the need for specialized substrates or wafer bonding. This approach enables intimate integration of large numbers of nanophotonic devices alongside high-density, high-performance transistors at low initial and incremental cost. We demonstrate this platform by presenting grating-coupled, microring-resonator filter banks fabricated in an unmodified 28 nm bulk-CMOS process by sharing a mask set with standard electronic projects. The lithographic fidelity of this process enables the high-throughput fabrication of second-order, wavelength-division-multiplexing (WDM) filter banks that achieve low insertion loss without post-fabrication trimming.Keywords
This publication has 43 references indexed in Scilit:
- Towards fabless silicon photonicsNature Photonics, 2010
- Towards foundry approach for silicon photonics: silicon photonics platform ePIXfabElectronics Letters, 2009
- High-throughput silicon nanophotonic wavelength-insensitive switch for on-chip optical networksNature Photonics, 2008
- Integration of buried insulators with high thermal conductivity in SOI MOSFETs: Thermal properties and short channel effectsSolid-State Electronics, 2005
- Micrometre-scale silicon electro-optic modulatorNature, 2005
- Low-Loss SOI Photonic Wires and Ring Resonators Fabricated With Deep UV LithographyIEEE Photonics Technology Letters, 2004
- An out-of-plane grating coupler for efficient butt-coupling between compact planar waveguides and single-mode fibersIEEE Journal of Quantum Electronics, 2002
- Fringing fields in sub-0.1 μm fully depleted SOI MOSFETs: optimization of the device architectureSolid-State Electronics, 2002
- Buried Layer Engineering to Reduce the Drain-Induced Barrier Lowering of Sub-0.05 µm SOI-MOSFETJapanese Journal of Applied Physics, 1999
- Hybrid postprocessing etching for CMOS-compatible MEMSJournal of Microelectromechanical Systems, 1997