CHEETA: Composition of hierarchical sequential tests using ATKET
- 30 December 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 606-615
- https://doi.org/10.1109/test.1993.470643
Abstract
An approach to modular and hierarchical sequential circuit test generation, which exploits a top-down design methodology, uses high level test knowledge and constraint driven module test generation to target faults at the structural level, is introduced in this paper. Results obtained for several designs are provided to demonstrate the effectiveness of our approach and the need for high level knowledge along with global constraints while deriving sequential circuit tests.Keywords
This publication has 9 references indexed in Scilit:
- Symbolic test generation for hierarchically modeled digital systemsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Hierarchical test generation under intensive global functional constraintsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Automatic test knowledge extraction from VHDL (ATKET)Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- High level testability analysis using VHDL descriptionsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- HITEC: a test generation package for sequential circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Hierarchical test assembly for macro based VLSI designPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Speed up of test generation using high-level primitivesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- CRIS: A test cultivation program for sequential VLSI circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1992
- An instruction sequence assembling methodology for testing microprocessorsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1992