Hierarchical test assembly for macro based VLSI design
- 4 December 2002
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 520-529
- https://doi.org/10.1109/test.1990.114063
Abstract
No abstract availableKeywords
This publication has 8 references indexed in Scilit:
- On the design and test of asynchronous macros embedded in synchronous systemsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Symbolic test generation for hierarchically modeled digital systemsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Using hierarchy in macro cell test assemblyPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Hierarchical test generation using precomputed tests for modulesIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1990
- Macro Testing: Unifying IC And Board TestIEEE Design & Test of Computers, 1986
- A Knowledge-Based System for Designing Testable VLSI ChipsIEEE Design & Test of Computers, 1985
- A methodology for the fast and testable implementation of state diagram specifications [logic design]IEEE Journal of Solid-State Circuits, 1985
- On the criteria to be used in decomposing systems into modulesCommunications of the ACM, 1972