Bridging the Processor-Memory Performance Gapwith 3D IC Technology
Top Cited Papers
- 21 November 2005
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Design & Test of Computers
- Vol. 22 (6) , 556-564
- https://doi.org/10.1109/mdt.2005.134
Abstract
Microprocessor performance has been improving at roughly 60% per year. Memory access times, however, have improved by less than 10% per year. The resulting gap between logic and memory performance has forced microprocessor designs toward complex and power-hungry architectures that support out-of-order and speculative execution. Moreover, processors have been designed with increasingly large cache hierarchies to hide main memory latency. This article examines how 3D IC technology can improve interactions between the processor and memory. Our work examines the performance of a single-core, single-threaded processor under representative work loads. We have shown that reducing memory latency by bringing main memory on chip gives us near-perfect performance. Three-dimensional IC technology can provide the much needed bandwidth without the cost, design complexity, and power issues associated with a large number of off-chip pins. The principal challenge remains the demonstration of a highly manufacturable 3D IC technology with high yield and low cost.Keywords
This publication has 12 references indexed in Scilit:
- Skewed-Load Transition Test: Part I, CalculusPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Maximizing impossibilities for untestable fault identificationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Segment delay faults: a new fault modelPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- On broad-side delay testPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- New techniques for deterministic test pattern generationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Too much delay fault coverage is a bad thingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Comparing functional and structural testsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Deception by design: fooling ourselves with gate-level modelsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Transition Fault SimulationIEEE Design & Test of Computers, 1987
- Test Routines Based on Symbolic Logical StatementsJournal of the ACM, 1959