A 90.7 MHz-2.5 million transistors CMOS CPLD with JTAG boundary scan and in-system programmability

This publication has 6 references indexed in Scilit:

• Iterative and adaptive slack allocation for performance-driven layout and FPGA routing
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• Third-generation architecture boosts speed and density of field-programmable gate arrays
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• An FPGA family optimized for high densities and reduced routing delay
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Flexibility of interconnection structures for field-programmable gate arrays
  IEEE Journal of Solid-State Circuits, 1991
• The effect of logic block complexity on area of programmable gate arrays
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1989
• A 5000-gate CMOS EPLD with multiple logic and interconnect arrays
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1989