Satisfiability on reconfigurable hardware

This publication has 16 references indexed in Scilit:

• A method to generate tests for combinational logic circuits using an ultrahigh-speed logic simulator
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• Certified timing verification and the transition delay of a logic circuit
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• Fault simulation on reconfigurable hardware
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Digital Systems Testing and Testable Design
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1994
• Test pattern generation using Boolean satisfiability
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1992
• Neural net and Boolean satisfiability models of logic circuits
  IEEE Design & Test of Computers, 1990
• Logic Minimization Algorithms for VLSI Synthesis
  Published by Springer Nature ,1984
• On the Acceleration of Test Generation Algorithms
  IEEE Transactions on Computers, 1983
• An Implicit Enumeration Algorithm to Generate Tests for Combinational Logic Circuits
  IEEE Transactions on Computers, 1981
• The complexity of theorem-proving procedures
  Published by Association for Computing Machinery (ACM) ,1971