SEU simulation and testing of resistor-hardened D-latches in the SA3300 microprocessor
- 1 December 1991
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Nuclear Science
- Vol. 38 (6) , 1521-1528
- https://doi.org/10.1109/23.124141
Abstract
No abstract availableThis publication has 13 references indexed in Scilit:
- Implementing QML for radiation hardness assuranceIEEE Transactions on Nuclear Science, 1990
- SEU characterization and design dependence of the SA3300 microprocessorIEEE Transactions on Nuclear Science, 1990
- An SEU-hardened CMOS data latch designIEEE Transactions on Nuclear Science, 1988
- Scaling studies of CMOS SRAM soft-error tolerances—From 16K to 256KPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1987
- Revised Funnel Calculations for Heavy Particles with High dE/dxIEEE Transactions on Nuclear Science, 1986
- Mechanisms Leading to Single Event UpsetIEEE Transactions on Nuclear Science, 1986
- Memory SEU simulations using 2-D transport calculationsIEEE Electron Device Letters, 1985
- Simulation Approach for Modeling Single Event Upsets on Advanced CMOS SRAMSIEEE Transactions on Nuclear Science, 1985
- Comparison of Analytical Models and Experimental Results for Single Event Upset in CMOS SRAMsIEEE Transactions on Nuclear Science, 1983
- Error Analysis and Prevention of Cosmic Ion-Induced Soft Errors in Static CMOS RAMsIEEE Transactions on Nuclear Science, 1982