Ideal rectangular cross-section Si-Fin channel double-gate MOSFETs fabricated using orientation-dependent wet etching
- 4 August 2003
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Electron Device Letters
- Vol. 24 (7) , 484-486
- https://doi.org/10.1109/led.2003.815004
Abstract
Ultranarrow and ideal rectangular cross section silicon(Si)-Fin channel double-gate MOSFETs (FXMOSFETs) have successfully been fabricated for the first time using [110]-oriented silicon-on-insulator (SOI) wafers and orientation-dependent wet etching. The transconductance (g/sub m/) normalized by 2×(Fin height) is found to be as high as 700 μS/μm at V/sub d/=1 V in the fabricated 13-nm-thick and 82-nm-high Si- Fin channel double-gate MOSFET with a 105-nm gate length and a 2.2-nm gate oxide. The almost-ideal S-slope of 64 mV/decade is demonstrated in a 145-nm gate length device. These excellent results show that the Si-Fin channel with smooth [111]-oriented sidewalls is suitable to realize a high-performance FXMOSFET. The short-channel effects (SCEs) are effectively suppressed by reducing the Si-Fin thickness to 23 nm or less.Keywords
This publication has 8 references indexed in Scilit:
- FinFET scaling to 10 nm gate lengthPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Characterization of surface mobility on the sidewalls of dry-etched trenchesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Self-aligned (top and bottom) double-gate MOSFET with a 25 nm thick silicon channelPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Nanoscale CMOS spacer FinFET for the terabit eraIEEE Electron Device Letters, 2002
- Sub-60-nm quasi-planar FinFETs fabricated using a simplified processIEEE Electron Device Letters, 2001
- FinFET-a self-aligned double-gate MOSFET scalable to 20 nmIEEE Transactions on Electron Devices, 2000
- Fabrication of 2-nm-wide silicon quantum wires through a combination of a partially-shifted resist pattern and orientation-dependent etchingApplied Physics Letters, 1997
- Calculated threshold-voltage characteristics of an XMOS transistor having an additional bottom gateSolid-State Electronics, 1984