DSP datapath synthesis eliminating global interconnect
- 30 December 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableKeywords
This publication has 10 references indexed in Scilit:
- Automatic high level synthesis of partitioned bussesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Datapath layout generation with in-the-cell routing and optimal column resequencingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1991
- Automated data path synthesis to avoid global interconnectsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1991
- Force-directed scheduling for the behavioral synthesis of ASICsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1989
- REAL: a program for REgister ALlocationPublished by Association for Computing Machinery (ACM) ,1987
- Force-directed scheduling in automatic data path synthesisPublished by Association for Computing Machinery (ACM) ,1987
- MAHA: A Program for Datapath SynthesisPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1986
- APOLLON, A data-path silicon compilerIEEE Circuits and Devices Magazine, 1985
- Optimization by Simulated AnnealingScience, 1983
- Wire routing by optimizing channel assignment within large aperturesPublished by Association for Computing Machinery (ACM) ,1971