A testable realization of CMOS combinational circuits

This publication has 14 references indexed in Scilit:

• On the design of robust testable CMOS combinational logic circuits
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• Built-in self-test of a CMOS ALU
  IEEE Design & Test of Computers, 1988
• Fault Detection and Design For Testability of CMOS Logic Circuits
  Published by Springer Nature ,1988
• Designing CMOS Circuits for Switch-Level Testability
  IEEE Design & Test of Computers, 1987
• Graph-Based Algorithms for Boolean Function Manipulation
  IEEE Transactions on Computers, 1986
• Testable Realizations for FET Stuck-Open Faults in CMOS Combinational Logic Circuits
  IEEE Transactions on Computers, 1986
• Design of Testable CMOS Logic Circuits Under Arbitrary Delays
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1985
• Binary Decision Diagrams
  IEEE Transactions on Computers, 1978
• Representation of Switching Circuits by Binary-Decision Programs
  Bell System Technical Journal, 1959
• The Synthesis of Two-Terminal Switching Circuits
  Bell System Technical Journal, 1949