Synthesis method for field programmable gate arrays
- 1 July 1993
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in Proceedings of the IEEE
- Vol. 81 (7) , 1057-1083
- https://doi.org/10.1109/5.231344
Abstract
No abstract availableThis publication has 40 references indexed in Scilit:
- An improved synthesis algorithm for multiplexor-based PGAsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Sequential synthesis for table look up PGAsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Improved logic synthesis algorithms for table look up architecturesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Three-level decomposition with application to PLDsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Performance directed synthesis for table look up programmable gate arraysPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Logic synthesis for programmable gate arraysPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Technology mapping using Boolean matching and don't care setsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- XmapPublished by Association for Computing Machinery (ACM) ,1991
- Universal logic design algorithm and its application to the synthesis of two-level switching circuitsIEE Proceedings E Computers and Digital Techniques, 1989
- Module Clustering to Minimize Delay in Digital NetworksIEEE Transactions on Computers, 1969