Data-flow transformations for critical path time reduction in high-level DSP synthesis
- 1 July 1993
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
- Vol. 12 (7) , 1063-1068
- https://doi.org/10.1109/43.238043
Abstract
No abstract availableKeywords
This publication has 13 references indexed in Scilit:
- High speed signal processing, pipelining, and VLSIPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- A pipelined LMS adaptive filter architecturePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Unfolding and retiming for high-level DSP synthesisPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1991
- Dedicated DSP architecture synthesis using the MARS design systemPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1991
- The high-level synthesis of digital systemsProceedings of the IEEE, 1990
- Force-directed scheduling for the behavioral synthesis of ASICsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1989
- Architectural synthesis for DSP silicon compilersIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1989
- Sehwa: a software package for synthesis of pipelines from behavioral specificationsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1988
- Automated Synthesis of Data Paths in Digital SystemsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1986
- Optimizing Synchronous Circuitry by Retiming (Preliminary Version)Published by Springer Nature ,1983