A giant chip multigate transistor ROM circuit design

This publication has 12 references indexed in Scilit:

• An 80ns 1Mb ROM
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1984
• A 1Mb ROM with on chip ECC for yield enhancement
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1983
• A 256K ROM fabricated using n-well CMOS process technology
  IEEE Journal of Solid-State Circuits, 1982
• A fault-tolerant 64K dynamic random-access memory
  IEEE Transactions on Electron Devices, 1979
• Wafer-scale integration-a fault-tolerant procedure
  IEEE Journal of Solid-State Circuits, 1978
• High sensitivity charge-transfer sense amplifier
  IEEE Journal of Solid-State Circuits, 1976
• Minimum size ROM structure compatible with silicon-gate E/D MOS LSI
  IEEE Journal of Solid-State Circuits, 1976
• Design of Totally Self-Checking Check Circuits for m-Out-of-n Codes
  IEEE Transactions on Computers, 1973
• Address selection by combinatorial decoding of semiconductor memory arrays
  IEEE Journal of Solid-State Circuits, 1969
• Current Status of Large Scale Integration Technology
  IEEE Journal of Solid-State Circuits, 1967