HIGH-DENSITY CMOS MULTICHIP-MODULE TESTING AND DIAGNOSIS
- 24 August 2005
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- No. 10893539,p. 530-539
- https://doi.org/10.1109/test.1991.519715
Abstract
No abstract availableKeywords
This publication has 12 references indexed in Scilit:
- A realistic self-test machine for static random access memoriesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- A comprehensive CAD system for high-performance 300 K-circuit ASIC logic chipsIEEE Journal of Solid-State Circuits, 1991
- Low-cost testing of high-density logic componentsIEEE Design & Test of Computers, 1990
- Electron-beam technology for open/short testing of multi-chip substratesIBM Journal of Research and Development, 1990
- Gross delay defect evaluation for a CMOS logic design system productIBM Journal of Research and Development, 1990
- Boundary-scan design principles for efficient LSSD ASIC testingIBM Journal of Research and Development, 1990
- Failure diagnosis of structured VLSIIEEE Design & Test of Computers, 1989
- A method for generating weighted random test patternsIBM Journal of Research and Development, 1989
- Multi-Layer Ceramics ManufacturingIBM Journal of Research and Development, 1983
- Controlled Collapse Reflow Chip JoiningIBM Journal of Research and Development, 1969