Fault simulation using small fault samples
- 1 June 1991
- journal article
- Published by Springer Nature in Journal of Electronic Testing
- Vol. 2 (2) , 191-203
- https://doi.org/10.1007/bf00133503
Abstract
No abstract availableKeywords
This publication has 8 references indexed in Scilit:
- An approach to fast hierarchical fault simulationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Delay test generation. I. Concepts and coverage metricsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Parallel pattern fault simulation of path delay faultsPublished by Association for Computing Machinery (ACM) ,1989
- PROTESTPublished by Association for Computing Machinery (ACM) ,1985
- On Random Pattern Test LengthIEEE Transactions on Computers, 1984
- THEMIS Logic Simulator - A Mix Mode, Multi-Level, Hierarchical, Interactive Digital Circuit SimulatorPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1984
- STAFAN: An Alternative to Fault SimulationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1984
- Diagnosis & Reliable Design of Digital SystemsPublished by Springer Nature ,1976