High-level scheduling model and control synthesis for a broad range of design applications
- 1 January 1997
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
Presents a versatile scheduling model and an efficient control synthesis methodology which enables architectural (high-level) design/synthesis systems to seamlessly support a broad range of architectural design applications from datapath-dominated digital signal processing (DSP) to commodity ICs such as microprocessors/microcontrollers and control-dominated peripherals, utilizing multiphase clocking schemes, multiple threading, data-dependent delays, pipelining, and combinations of the above. The work presented in this paper is an enabling technology for high-level synthesis to go beyond traditional datapath-dominated DSP applications and to start becoming a viable and cost-effective design methodology for commodity ICs.Keywords
This publication has 8 references indexed in Scilit:
- An effective power management scheme for RTL design based on multiple clocksPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Superpipelined control and data path synthesisPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Power analysis for semi-custom designPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- An architectural power optimization case study using high-level synthesisPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- High Level Synthesis of ASICs under Timing and Synchronization ConstraintsPublished by Springer Nature ,1992
- A Survey of High-Level Synthesis SystemsPublished by Springer Nature ,1991
- The high-level synthesis of digital systemsProceedings of the IEEE, 1990
- Sehwa: a software package for synthesis of pipelines from behavioral specificationsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1988