Verification of timed systems using POSETs
- 1 January 1998
- book chapter
- Published by Springer Nature
- p. 403-415
- https://doi.org/10.1007/bfb0028762
Abstract
No abstract availableKeywords
This publication has 14 references indexed in Scilit:
- Efficient timing analysis algorithms for timed state space explorationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Automatic synthesis of gate-level timed circuits with choicePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- STARI: A case study in compositional and hierarchical timing verificationPublished by Springer Nature ,1997
- Some progress in the symbolic verification of timed automataPublished by Springer Nature ,1997
- Timing analysis in COSPANPublished by Springer Nature ,1996
- Automatic verification of timed circuitsPublished by Springer Nature ,1994
- Efficient verification of parallel real-time systemsPublished by Springer Nature ,1993
- Using unfoldings to avoid the state explosion problem in the verification of asynchronous circuitsPublished by Springer Nature ,1993
- Modeling and verification of time dependent systems using time Petri netsIEEE Transactions on Software Engineering, 1991
- Recoverability of Communication Protocols--Implications of a Theoretical StudyIEEE Transactions on Communications, 1976