Interconnect-driven short-circuit power modeling
- 13 November 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableKeywords
This publication has 9 references indexed in Scilit:
- Clustered table-based macromodels for RTL power estimationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Accurate evaluation of CMOS short-circuit power dissipation for short-channel devicesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Effective capacitance macro-modelling for architectural-level power estimationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Cycle-true leakage current modeling for CMOS gatesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Analysis and future trend of short-circuit powerIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2000
- Circuit Design for CMOS VLSIPublished by Springer Nature ,1992
- Alpha-power law MOSFET model and its applications to CMOS inverter delay and other formulasIEEE Journal of Solid-State Circuits, 1990
- CMOS Circuit Speed and Buffer OptimizationIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1987
- Short-circuit dissipation of static CMOS circuitry and its impact on the design of buffer circuitsIEEE Journal of Solid-State Circuits, 1984