Accurate evaluation of CMOS short-circuit power dissipation for short-channel devices

This publication has 8 references indexed in Scilit:

• Explicit evaluation of short circuit power dissipation for CMOS logic structures
  Published by Association for Computing Machinery (ACM) ,1995
• Modeling the influence of the transistor gain ratio and the input-to-output coupling capacitance on the CMOS inverter delay
  IEEE Journal of Solid-State Circuits, 1994
• Short-circuit power dissipation estimation for CMOS logic gates
  IEEE Transactions on Circuits and Systems I: Regular Papers, 1994
• Comments on "A module generator for optimized CMOS buffers
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1993
• Alpha-power law MOSFET model and its applications to CMOS inverter delay and other formulas
  IEEE Journal of Solid-State Circuits, 1990
• An enhanced technique for simulating short-circuit power dissipation
  IEEE Journal of Solid-State Circuits, 1989
• CMOS Circuit Speed and Buffer Optimization
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1987
• Short-circuit dissipation of static CMOS circuitry and its impact on the design of buffer circuits
  IEEE Journal of Solid-State Circuits, 1984