PowerPC/sup (TM)/ array verification methodology using formal techniques

This publication has 5 references indexed in Scilit:

• Formal verification of digital circuits using symbolic ternary system models
  Published by Springer Nature ,2005
• Formal verification of PowerPC arrays using symbolic trajectory evaluation
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2005
• Formal verification by symbolic evaluation of partially-ordered trajectories
  Formal Methods in System Design, 1995
• Symbolic Boolean manipulation with ordered binary-decision diagrams
  ACM Computing Surveys, 1992
• Logic design verification via test generation
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1988