Fine-grained concurrency in test scheduling for partial-intrusion BIST
- 17 December 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 119-123
- https://doi.org/10.1109/edtc.1994.326888
Abstract
Partial-intrusion BIST reduces area overhead and increases chip performance by reducing the number of test registers, but it requires a test schedule definition. The scheduling of the tests impacts directly the test application time. This paper presents a novel model of the test plan scheduling problem for partial-intrusion BIST circuits. Test application time is reduced by performing scheduling to allow the execution of test plans in a pipelined fashion. Test scheduling conflicts are avoided by exploiting the parallelism which is revealed by a flexible test representation; consequently, test concurrency is increased. Computational efficiency is gained by performing incremental, subtractive heuristic test scheduling decisions. The effects of each test decision are rigorously propagated, limiting the test scheduling possibilities to only those which lead to a feasible scheduling solution. Experimental results show that high levels of test concurrency are achieved in a computationally efficient manner by limiting the state of the scheduling search space using conflict probability estimation and rigorous pruning of infeasible test options Author(s) Harris, I.G. Dept. of Comput. Sci. & Eng., California Univ., San Diego, La Jolla, CA, USA Orailoglu, A.Keywords
This publication has 7 references indexed in Scilit:
- Concurrent test scheduling in built-in self-test environmentPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- A systematic approach for designing testable VLSI circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Module Selection in Microarchitectural Synthesis for Multiple Critical Constraint SatisfactionVLSI Design, 1997
- Self-test scheduling with bounded test execution timePublished by Institute of Electrical and Electronics Engineers (IEEE) ,1992
- Test scheduling and control for VLSI built-in self-testIEEE Transactions on Computers, 1988
- Sehwa: a software package for synthesis of pipelines from behavioral specificationsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1988
- Test Schedules for VLSI Circuits Having Built-In Test HardwareIEEE Transactions on Computers, 1986