Physical model for characterizing and simulating a FLOTOX EEPROM device
- 31 May 1992
- journal article
- Published by Elsevier in Solid-State Electronics
- Vol. 35 (5) , 705-716
- https://doi.org/10.1016/0038-1101(92)90041-a
Abstract
No abstract availableKeywords
This publication has 13 references indexed in Scilit:
- A characterization model for ramp-voltage-stressed I-V characteristics of thin thermal oxides grown on silicon substrateSolid-State Electronics, 1986
- Analysis and modeling of floating-gate EEPROM cellsIEEE Transactions on Electron Devices, 1986
- Electrical breakdown in thin gate and tunneling oxidesIEEE Transactions on Electron Devices, 1985
- Modelling of write/erase and charge retention characteristics of floating gate EEPROM devicesSolid-State Electronics, 1984
- A model for conduction in floating-gate EEPROM'sIEEE Transactions on Electron Devices, 1984
- Electron trapping in thin films of thermal SiO2 at temperatures between 30 and 300 KJournal of Applied Physics, 1983
- A 16K E/SUP 2/PROM employing new array architecture and designed-in reliability featuresIEEE Journal of Solid-State Circuits, 1982
- A high-density, high-performance EEPROM cellIEEE Transactions on Electron Devices, 1982
- Charge retention of floating-gate transistors under applied bias conditionsIEEE Transactions on Electron Devices, 1980
- Fowler-Nordheim Tunneling into Thermally Grown SiO2Journal of Applied Physics, 1969