Orthogonal Mapping: A Reconfiguration Strategy for Fault Tolerant VLSI/WSI 2-D Arrays
- 1 January 1989
- book chapter
- Published by Springer Nature
Abstract
No abstract availableKeywords
This publication has 8 references indexed in Scilit:
- On yield, fault distributions, and clustering of particlesIBM Journal of Research and Development, 1986
- Fault Tolerance Techniques for Array Structures Used in SupercomputingComputer, 1986
- Wafer-Scale Integration of Systolic ArraysIEEE Transactions on Computers, 1985
- Configuration of VLSI Arrays in the Presence of DefectsJournal of the ACM, 1984
- Sources of failures and yield improvement for VLSI and restructurable interconnects for RVLSI and WSI: Part II—Restructurable interconnects for RVLSI and WSIProceedings of the IEEE, 1984
- The Diogenes Approach to Testable Fault-Tolerant Arrays of ProcessorsIEEE Transactions on Computers, 1983
- Introduction to the configurable, highly parallel computerComputer, 1982
- Wafer-scale integration-a fault-tolerant procedureIEEE Journal of Solid-State Circuits, 1978