Power-efficient metastability error reduction in CMOS flash A/D converters
- 1 January 1996
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 31 (8) , 1132-1140
- https://doi.org/10.1109/4.508260
Abstract
No abstract availableThis publication has 17 references indexed in Scilit:
- A 10-bit 60 Msps flash ADCPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- A 100 MHz 8 bit CMOS interpolating A/D converterPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A 70 MSample/s 110 mW 8 b CMOS folding interpolating A/D ConverterPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1995
- A 5 V, 6-b, 80 Ms/s BiCMOS flash ADCIEEE Journal of Solid-State Circuits, 1994
- Matching properties of MOS transistorsIEEE Journal of Solid-State Circuits, 1989
- An 8-bit 100-MHz full-Nyquist analog-to-digital converterIEEE Journal of Solid-State Circuits, 1988
- An 8-bit video ADC incorporating folding and interpolation techniquesIEEE Journal of Solid-State Circuits, 1987
- An Inherently Monotonic 7-Bit CMOS ADC for Video ApplicationsIEEE Journal of Solid-State Circuits, 1986
- A CMOS 8-Bit High-Speed A/D Converter ICIEEE Journal of Solid-State Circuits, 1985
- Monolithic components for 100 MHz data conversion [4-bit expandable A/D convertor]IEEE Journal of Solid-State Circuits, 1980