Precise exception handling for a self-timed processor
- 19 November 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
Self-timed systems structured as multiple concurrent processes and communicating through self-timed queues are a convenient way to implement decoupled computer architectures. Machines of this type can exploit instruction level parallelism in a natural way, and can be easily modified and extended. However, providing a precise exception model for a self-timed micropipelined processor can be difficult, since the processor state does not change at uniformly discrete intervals. We present a precise exception method implemented for Fred, a self-timed, decoupled, pipelined computer architecture with out-of-order instruction completion.Keywords
This publication has 7 references indexed in Scilit:
- An Out-of-order Superscalar Processor With Speculative Execution And Fast, Precise InterruptsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- The NSR processorPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Interrupt handling for out-of-order execution processorsIEEE Transactions on Computers, 1993
- Instruction issue logic for high-performance, interruptible, multiple functional unit, pipelined computersIEEE Transactions on Computers, 1990
- MicropipelinesCommunications of the ACM, 1989
- Implementing precise interrupts in pipelined processorsIEEE Transactions on Computers, 1988
- The WM computer architectureACM SIGARCH Computer Architecture News, 1988