Combined probabilistic testability calculation and compact test generation for PLAs

This publication has 15 references indexed in Scilit:

• Estimate of signal probability in combinational logic networks
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• An algorithmic branch and bound method for PLA test pattern generation
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• Testability preserving transformations in multi-level logic synthesis
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• On computing signal probability and detection probability of stuck-at faults
  IEEE Transactions on Computers, 1990
• Circular self-test path: a low-cost BIST technique for VLSI circuits
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1989
• Probability models for pseudorandom test sequences
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1988
• Statistical Fault Analysis
  IEEE Design & Test of Computers, 1985
• STAFAN: An Alternative to Fault Simulation
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1984
• Probabilistic Treatment of General Combinational Networks
  IEEE Transactions on Computers, 1975
• Analysis of Logic Circuits with Faults Using Input Signal Probabilities
  IEEE Transactions on Computers, 1975